

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**


Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**



Sample

2815  
B

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Patent Application of

MARSHALL et al.

Serial No. 09/923,341

Filed: August 8, 2001

For: PHOTODETECTOR CIRCUIT



Confirmation No. 2769

Allowed: February 24, 2004

Atty Ref.: 124-880

TC/A.U.: 2815

Examiner: Joseph Nguyen

\* \* \* \* \*

March 30, 2004

Commissioner for Patents

P.O. Box 1450

Alexandria, VA 22313-1450

**SUBMISSION OF PRIORITY DOCUMENTS**

It is respectfully requested that this application be given the benefit of the foreign filing date under the provisions of 35 U.S.C. §119 of the following, a certified copy of which is submitted herewith:

Application No.

Country of Origin

Filed

0020029.5

GB

16 August 2000

Respectfully submitted,

**NIXON & VANDERHYE P.C.**

By: \_\_\_\_\_

Stanley C. Spooner  
Reg. No. 27,393

SCS:kmm

1100 North Glebe Road, 8th Floor

Arlington, VA 22201-4714

Telephone: (703) 816-4000

Facsimile: (703) 816-4100



**THIS PAGE BLANK (USPTO)**



INVESTOR IN PEOPLE

The Patent Office  
Concept House  
Cardiff Road  
Newport  
South Wales  
NP10 8QQ


I, the undersigned, being an officer duly authorised in accordance with Section 74(1) and (4) of the Deregulation & Contracting Out Act 1994, to sign and issue certificates on behalf of the Comptroller-General, hereby certify that annexed hereto is a true copy of the documents as originally filed in connection with the patent application identified therein.

I also certify that the application is now proceeding in the name as identified herein.

In accordance with the Patents (Companies Re-registration) Rules 1982, if a company named in this certificate and any accompanying documents has re-registered under the Companies Act 1980 with the same name as that with which it was registered immediately before re-registration save for the substitution as, or inclusion as, the last part of the name of the words "public limited company" or their equivalents in Welsh, references to the name of the company in this certificate and any accompanying documents shall be treated as references to the name with which it is so re-registered.

In accordance with the rules, the words "public limited company" may be replaced by p.l.c., plc, P.L.C. or PLC.

Re-registration under the Companies Act does not constitute a new legal entity but merely subjects the company to certain additional company law rules.



Signed

Dated 17 March 2004

THIS PAGE BLANK (USPTO)



INVESTOR IN PEOPLE

GB0020029.5

By virtue of a direction given under Section 30 of the Patents Act 1977, the application is proceeding in the name of

**QINETIQ LIMITED**  
Incorporated in the United Kingdom  
85 Buckingham Gate  
LONDON  
SW1 6TD  
United Kingdom

[ADP No. 08197451001]

**THIS PAGE BLANK (USPTO)**



THE PATENT OFFICE

The Patent Office

16 AUG 2000

1/77

**Request for grant of a patent**

(See the notes on the back of this form. You can also get an explanatory leaflet from the Patent Office to help you fill in this form)

The Patent Office

Cardiff Road  
Newport  
Gwent NP9 1RH

16AUG00 E560913-1 D02776

PG1/7700 0.00-0020029.5

1. Your reference IPD/P3165

2. Patent application number  
(The Patent Office will fill in this part)

16 AUG 2000

0020029.5

3. Full name, address and postcode of the or of each applicant (underline all surnames)

SECTION 50 (1977) ACT  
THE SECRETARY OF STATE FOR DEFENCE  
Defence Evaluation and Research Agency  
Ively Road, Farnborough  
Hampshire GU14 0LX, UK

Patents ADP number (if you know it)

If the applicant is a corporate body, give the country/state of its incorporation GB

24.02.01

4. Title of the invention Photodetector circuit

5. Name of your agent (if you have one) Bowdery Anthony Oliver

"Address for service" in the United Kingdom to which all correspondence should be sent (including the postcode)  
Defence Evaluation & Research Agency  
IPD (DERA) Formalities  
A4 Bldg  
Ively Road  
Farnborough  
Hants GU14 0LX  
United Kingdom

6935910004

Patents ADP number (if you know it)

6. If you are declaring priority from one or more earlier patent applications, give the country and the date of filing of the or of each of these earlier applications and (if you know it) the or each application number	Country	Priority application number (if you know it)	Date of filing (day / month / year)

7. If this application is divided or otherwise derived from an earlier UK application, give the number and the filing date of the earlier application	Number or earlier application	Date of filing (day / month / year)

8. Is a statement of inventorship and of right if to grant of a patent required in support of this request? (Answer 'Yes' if:

a) any applicant named in part 3 is not an inventor, or

b) there is an inventor who is not named as an applicant, or

c) any named applicant is a corporate body. See note (d))

Yes

Patents Fo

**Patents Form 1/77**

9. Enter the number of sheets for any of the following items you are filing with this form.  
Do not count copies of the same document

Continuation sheets of this form

Description 27

Claim(s) 4

Abstract 1

Drawing(s) 9 + 9 *SW*

10. If you are also filing any of the following, state how many against each item.

Priority documents

Translations of priority documents

Statement of inventorship and right to grant of a patent (Patents Form 7/77) 1

Request for preliminary examination and search (Patents Form 9/77) 1

Request for substantive examination (Patents Form 10/77)

Any other documents  
(please specify)

11. I / We request the grant of a patent on the basis of this application.

Signature

*A W S Williams*

(DR A W S WILLIAMS)

Date 15 08 00

12. Name and daytime telephone number of

Sandra Charles (01252 392710)

person to contact in the United Kingdom


**Warning**

After an application for a patent has been filed, the Comptroller of the Patent Office will consider whether publication or communication of the invention should be prohibited or restricted under Section 22 of the Patents Act 1977. You will be informed if it is necessary to prohibit or restrict your invention in this way. Furthermore, if you live in the United Kingdom, Section 23 of the Patents Act 1977 stops you from applying for a patent abroad without first getting written permission from the Patent Office unless an application has been filed at least 6 weeks beforehand in the United Kingdom for a patent of the same invention and either no direction prohibiting publication or communication has been given, or any such direction has been revoked.

**Notes**

- If you need help to fill in this form or have any questions, please contact the Patent Office on 0645 500505.
- Write your answers in capital letters using black ink or you may type them.
- If there is not enough space for all the relevant details on any part of this form, please continue on a separate sheet of paper and write "see continuation sheet" in the relevant part(s). Any continuation sheet should be attached to this form.
- If you have attached 'Yes' Patents Form 7/77 will need to be filed.
- Once you have filled in the form you must remember to sign and date it.
- For details of the fee and ways to pay please contact the Patent Office.

Statement of inventorship and of  
right to grant of a patent



The Patent Office

Cardiff Road  
Newport  
Gwent NP9 1RH

1. Your reference IPD/P3165 16 AUG 2000

2. Patent application number  
(if you know it) 0020029.5

3. Full name of the or of each applicant The Secretary of State for Defence

4. Title of the invention Photodetector

5. State how the applicant(s) derived the right  
from the inventor(s) to be granted a patent By virtue of his terms and conditions of employment by The  
Secretary of State for Defence and Section 39(1) of the  
Patent Act 1977.

6. How many, if any, additional Patent Forms  
7/77 are attached to this form?  
(see note (c)) 1

7. I/We believe that the person(s) named over the page (and on  
any extra copies of this form) is/are the inventor(s) of the invention  
which the above patent application relates to.

Signature A. Williams Date 15.08.00

8. Name and daytime telephone number of  
person to contact in the United Kingdom 01252 392710 Mrs Sandra Charles

Notes

- a) If you need help to fill in this form or have any questions, please contact the Patent Office on 0645 500505.
- b) Write your answers in capital letters using black ink or you may type them.
- c) If there are more than three inventors, please write the names and addresses of the other inventors on the back of another Patents Form 7/77 and attach it to this form.
- d) When an application does not declare any priority, or declares priority from an earlier UK application, you must provide enough copies of this form so that the Patent Office can send one to each inventor who is not an applicant.
- e) Once you have filled in the form you must remember to sign and date it.

Enter the full names, addresses and postcodes of the inventors in the boxes and underline the surnames

Gillian Fiona MARSHALL  
DERA Malvern  
St Andrews Road  
Malvern  
Worcs  
WR 14 3PS

6077 523001

Patents ADP number (if you know it):

David John ROBBINS  
DERA Malvern  
St Andrews Road  
Malvern  
Worcs  
WR14 3PS

7318 215001

Patents ADP number (if you know it):

Weng Yee LEONG  
DERA Malvern  
St Andrews Road  
Malvern  
Worcs  
WR14 3PS

4443 917002

Patents ADP number (if you know it):

Reminder

Have you signed the form?

Enter the full names, addresses and postcodes of the inventors in the boxes and underline the surnames

Steven William BIRCH  
DERA Malvern  
St Andrews Road  
Malvern  
Worcs  
WR 14 3PS

7960768001

Patents ADP number (if you know it):

Patents ADP number (if you know it):

Patents ADP number (if you know it):

Reminder

Have you signed the form?

**THIS PAGE BLANK (USPTO)**

# PHOTODETECTOR CIRCUIT

This invention relates to a photodetector circuit and a method of making such a circuit.

There is a long-felt want for a photodetector circuit suitable for a solid state imaging system or camera operative under daytime and night-time conditions. It should be capable of imaging in illuminating radiation intensities extending from direct sunlight down to sub-twilight: i.e. its illumination sensitivity should preferably extend over 8 decades or approach this range as nearly as possible, although not necessarily in a single operating mode. Its simultaneous dynamic range of illumination sensitivity, i.e. its illumination sensitivity in any one mode of operation, should preferably be at least 4 and possibly 6 decades, although for some applications such as sub-twilight imaging two or three decades of sensitivity would be adequate.

Existing technology cannot meet these objectives. The prior art includes photodetectors consisting of arrays of charge-coupled devices (CCDs) which provide reasonable sensitivity to twilight levels of illumination if detector signals are integrated for longer than is normal. However, CCD camera images bloom and go into saturation (loss of image contrast) at high illuminating radiation intensities; moreover, they have poor simultaneous dynamic range (2 or 3 decades) and consequently cannot resolve image features in both sunlight and shadow simultaneously, i.e. within the same image frame.

US Pat No 4,821,103 to Busby relates to a high dynamic range CCD camera which takes two exposures per frame, one of which is relatively short and the other relatively long, and then combines the two non-linearly in signal processing. Image regions of high and low illuminating radiation intensity are taken from the short and long exposures respectively. This is sometimes called multi-framing. It has an extended dynamic range compared to a standard CCD camera, but it gives rise to image artefacts in transitions between the two exposures or integration times. It is prone to image saturation, and there is difficulty in choosing appropriate integration times. It requires a

companion digital signal processing (DSP) circuit to combine image regions of high and low intensity, and so has relatively high power requirements.

In Proc SPIE pp 19-29, vol. 2172, Charge Coupled Devices and Solid State Optical Sensors IV, January 1994 Mendis et al disclosed cameras with detectors in the form of  
 5 arrays of silicon p-n diodes: the diodes were on complementary metal oxide/silicon-on-silicon substrates (CMOS-on-Si), and provided a linear response. Such detectors have a performance similar to that of CCDs, i.e. with the same limitations on simultaneous dynamic range in particular, but they make it possible to operate at lower power consumption than a CCD array of comparable resolution.

10 In Proc. IEEE Workshop on Charge Coupled Devices and Advance Imaging Sensors 1997, O Yadid-Pecht and E Fossom gave a paper entitled "Wide intrascene dynamic range CMOS APS using dual sampling": this paper relates to a multi-framing CMOS camera, which, like a CCD equivalent, images different regions of an image with different exposures appropriate to their respective brightnesses. An image is  
 15 reconstituted as a piece-wise linear or non-linear sum of sub-images from respective exposures. This may extend dynamic range compared to a standard CMOS camera, but not to a sufficient degree to cope with variation in illuminating radiation intensity in a wide variety of natural scenes. Here again image artefacts are likely at transitions between exposures, there is difficulty over integration times, and here again a DSP  
 20 circuit is needed which increases power requirements.

In Proc Advanced Focal Plane Arrays and Electronic Cameras 1996, a paper entitled "Random addressable active pixel image sensors" by Dierickx et al disclosed logarithmic CMOS imaging systems with photodiode detectors dealing with the dynamic range problem. These have a very high simultaneous dynamic range of up to 6  
 25 decades, which allows imaging from twilight to direct sunlight. Unfortunately they are characterised by thermal noise and unwanted artefacts arising from mismatch of pixel circuit elements (metal oxide - semiconductor field effect transistors or MOSFETs), too



severe to achieve imaging significantly below twilight. Some systems of this kind also have a bandwidth (slew rate or speed of response) that is dependent on illumination level, and causing response to slow at low illuminating radiation intensities or levels.

International Patent Application No. WO 98/58411 relates to a phototransistor pixel circuit with logarithmic output for use in an imaging system. The circuit has a high simultaneous dynamic range of up to 5 decades or so: it has more gain than a photodiode-based circuit and so has better sensitivity at low illumination levels. Its gain is fixed by phototransistor geometry and doping concentrations, so improving gain at low illumination levels increases the tendency to saturate, i.e. it reduces the illumination level at which saturation occurs. In consequence the illumination intensity range over which such a circuit provides imaging sensitivity merely shifts towards lower levels at the expense of higher levels.

An avalanche photodiode (APD) detector array has been investigated for use in imaging systems by A Biber and P Seitz, and is reported in the Proceedings of the IS&T/SPIE Conference on Sensors, Cameras and Systems for Scientific/Industrial Applications, California 1999, pages 40-49. This reference discloses APDs produced using Si-CMOS technology and biased into a sub-Geiger (otherwise called linear) mode of operation. Unfortunately, standard CMOS technology (using implantation or diffusion) is not well suited to producing of APD detector arrays, and gives rise to undesirably large and non-uniform APD detectors, leading to low resolution and poor quality imaging.

A night vision device is known which consists of an electron multiplier coupled to a CCD array. A photocathode converts photons from a scene to electrons, which are accelerated through a microchannel plate and detected by a conventional CCD array. The combination operates at levels of illumination as low as starlight. The microchannel plate has however a very low simultaneous dynamic range giving rise to saturation in response to comparatively low illumination levels often producing unwanted halo artefacts. It is damaged if accidentally exposed to normal light levels, so cannot be used

in a camera for both day and night use.

Other known imaging devices include electron-bombarded CCDs and transferred-electron CCDs. In these again a photocathode converts photons from a scene to electrons, which are accelerated in a vacuum before striking a CCD array and producing  
5 an intensified image. They have a simultaneous dynamic range no greater than that of their CCD arrays. Moreover, they require a high vacuum and high voltages, which makes them expensive and high in power consumption.

It is an object of the invention to provide an alternative form of photodetector circuit.

In one aspect, the present invention provides a photodetector circuit including a  
10 photodiode detector and an associated readout circuit, characterised in that it incorporates a CMOS component and at least one epitaxial layer which is an active region of the photodiode detector.

As will be described later in more detail, in this aspect the invention provides the advantage that the photodiode uniformity benefits of epitaxy are combined with the low  
15 cost of CMOS technology.

The photodiode detector may comprise a first region of one conductivity type incorporated in the CMOS component, the at least one epitaxial layer being a layer of the opposite conductivity type upon the first region, and the photodiode detector being delimited by a guard ring for electric field uniformity. The layer of opposite  
20 conductivity type may be polycrystalline silicon.

The photodiode detector may alternatively comprise a first region of one conductivity type incorporated in the CMOS component, the at least one epitaxial layer comprising two epitaxial layers one substantially undoped and the other of opposite conductivity type to the first region, and the first region and two epitaxial layers being configured as  
25 a PIN diode. The undoped epitaxial layer may be SiGe alloy or a quantum well structure

of the  $\text{Si}_{1-x}\text{Ge}_x$  material system where the value of the compositional parameter  $x$  changes between successive layers.

In another aspect, the present invention provides a photodetector circuit including a photodiode detector and an associated readout circuit, characterised in that it  
5 incorporates at least one silicon-germanium alloy region arranged for photon absorption to which the circuit is responsive.

In this aspect the invention provides the advantage of extended long wavelength response to incident radiation, the at least one silicon-germanium alloy region being in at least one of the photodiode detector and a substrate supporting the circuit.

10 The circuit of the invention is preferably arranged to provide a logarithmic response to incident radiation to enhance simultaneous dynamic range. It may incorporate parasitic photodiodes arranged to contribute to circuit output in response to incident radiation. The photodiode detector may be an avalanche photodiode.

The circuit may include an amplifier arranged to amplify detector output and provide  
15 feedback to a transistor load in series with the detector to stabilise detector bias voltage. It may include a cascode transistor arranged to reduce Miller Effect capacitance in the amplifier, which may be a push-pull amplifier.

In an additional aspect, the present invention provides a photodetector circuit including an avalanche photodiode detector and an associated readout circuit, characterised in that  
20 it includes an amplifier arranged to provide feedback to a transistor load in series with the detector to stabilise photodiode detector bias voltage.

In this aspect the invention provides the advantage that it greatly reduces the need to charge and discharge the avalanche photodiode detector and associated capacitance, and so improves operating speed of response to incident radiation.

25 The amplifier may arranged to amplify photodiode detector output and to provide feedback to bias a photodiode load transistor.

The circuit may be arranged so that parasitic photodiodes incorporated in it are connected in parallel with the avalanche photodiode detector and arranged to contribute to circuit output in response to incident radiation. It may include a cascode transistor to reduce Miller Effect capacitance in the amplifier, which itself may be a push-pull amplifier.

In an alternative aspect, the present invention provides a method of making a photodetector circuit incorporating a photodiode detector and an associated readout circuit, the method including the step of producing a CMOS circuit component, characterised in that the method also includes the step of producing upon the CMOS circuit component at least one epitaxial layer providing an active region of the photodiode detector.

In this aspect the invention provides the advantage of combining the cheapness of CMOS with the controllability of epitaxy to give good photodiode properties.

The method may include the steps of producing a guard ring on the CMOS circuit component and forming a first region of one conductivity type within the guard ring, the step of producing the at least one epitaxial layer comprising producing upon the first region a layer of opposite conductivity type thereto, and the photodiode detector being delimited by the guard ring in order substantially to avoid corners and related features associated with undesirable localised enhancement of electric field.

The layer of opposite conductivity type may be a layer of polycrystalline silicon. The photodiode detector may be an avalanche photodiode.

The method may include the step of producing a first region of one conductivity type incorporated in the CMOS component, the step of producing the at least one epitaxial layer comprising producing two epitaxial layers one of which is substantially undoped and the other of which is of opposite conductivity type to that of the first region, and configuring them with the first region as a PIN avalanche photodiode.

The undoped epitaxial layer may be SiGe alloy or a quantum well structure of the  $\text{Si}_{1-x}\text{Ge}_x$  material system where the value of the compositional parameter  $x$  changes between successive layers.

In order that the invention might be more fully understood, embodiments thereof will now be described, by way of example only, with reference to the accompanying drawings, in which:-

Figure 1 is a schematic drawing of a logarithmic n-channel pixel circuit of the invention incorporating an avalanche photodiode (APD) detector;

Figure 2 is a sectional view of a CMOS structure in which the APD in the circuit of Figure 1 is formed;

Figures 3 and 4 are p-channel equivalents of Figures 1 and 2;

Figure 5 is a further n-channel APD pixel circuit of the invention using feedback to counteract variation of APD gain and response speed with incident radiation intensity;

Figure 6 is a p-channel equivalent of Figure 5;

Figure 7 is also an n-channel APD pixel circuit of the invention using push-pull amplification;

Figure 8 is a circuit of the invention equivalent to that of Figure 7 with the addition of power control circuitry;

Figure 9 is a circuit of the invention equivalent to Figure 5 with the addition of a cascode transistor to counteract Miller Effect capacitance;

Figure 10 is a circuit of the invention with an integrating, linear response;

Figure 11 illustrates a prior art (non-avalanche) photodiode detector structure;

Figure 12 illustrates an APD detector structure for a circuit of the invention employing high fill factor;

Figure 13 shows schematically an APD detector structure for a circuit of the invention employing silicon-germanium alloy material;

5 Figure 14 shows schematically a detector structure for a circuit of the invention including a conventional photodiode on a CMOS-on-SiGe/Si substrate;

Figure 15 is a schematic APD detector structure incorporating SiGe alloy on a CMOS-on-SiGe/Si substrate;

10 Figure 16 is a schematic APD detector structure formed from an epitaxial layer on a CMOS substrate; and

Figure 17 illustrates an APD detector structure with epitaxial layers of Si and SiGe forming a PIN diode in combination with a CMOS substrate.

Referring to Figure 1, a logarithmic pixel circuit 10 of the invention is shown incorporating an APD detector APD1 in series with a logarithmic load in the form of a diode-connected MOSFET MD1. The circuit 10 was fabricated using conventional  
 15 complementary metal oxide-silicon (CMOS) technology. The detector APD1 and MOSFET MD1 have a common connection at a first circuit node N1: the detector APD1 is connected between this node and a second circuit node P1 maintained at a constant negative bias voltage of  $-V_{av}$  ("av" represents "avalanche") of 22.5 volts. The  
 20 first circuit node N1 is itself connected to a control gate G11 of a MOSFET source follower MF1, which has a source S11 connected via a MOSFET readout switch MR1 to a pixel output line PO1. The MOSFETs MD1, MF1 and MR1 are n-channel devices. Forward (positive) biasing of a control gate G12 of the switch MR1 activates the latter to transfer the signal at node N1 via the source follower MF1 to the pixel output line  
 25 PO1. The MOSFETs MD1, MF1 and MR1 collectively constitute readout circuitry and are operated at low voltage, i.e. not more than 5V, less than that used for biasing the

detector APD1 in this example: this reduces stress on the circuit 10.

It will be appreciated by those skilled in the art of solid state devices that the quoted circuitry and APD voltages of 5V and 22.5V reflect current CMOS technology - such voltages would be expected to be reduced in like APD circuitry implemented in future technologies. It is also possible to optimise current CMOS technology by appropriate  
5 doping to reduce the APD voltage necessary for adequate gain, i.e. to 15V or thereabouts. Moreover, the bias voltage of the detector APD1 is determined by the electric field and the layer thickness in the avalanche region together with the gain required. Reduction in gain required allows APD bias voltage to be reduced.

10 Like its vacuum tube equivalent, an avalanche photodiode has four possible modes of operation depending on the magnitude of its reverse bias voltage. At very low bias voltage, ignoring leakage current, electron-hole pairs are created as ionisation caused by incident photons: a proportion of these pairs recombine in the photodiode's active region and the reminder are swept away by the bias field to contribute to the current.  
15 The current in the photodiode is proportional to the bias voltage, because increased bias increases carrier velocity and reduces time for recombination. At higher but still low bias voltage, the bias field become high enough to ensure that virtually all photo-ionised charge carriers are collected without recombination, and photodiode current is largely independent of bias. At intermediate bias voltage, charge carriers created by incident  
20 photons are accelerated sufficiently to cause collision ionisation producing further carriers, i.e. a current avalanche, and the current in the photodiode (and hence its gain) is proportional to bias voltage. At high bias voltage, photo-ionised charge carriers are accelerated sufficiently to ionise substantially all of the photodiode's active region, giving a saturation current pulse which is largely bias independent. The high and  
25 intermediate bias modes are often referred to as the Geiger and sub-Geiger modes by analogy with the well-known Geiger tube.

In the present invention, the detector APD1 is operated in the sub-Geiger or

intermediate bias mode and therefore has bias-dependent current and gain. The first circuit node N1 is at a voltage which is dependent on the radiation intensity incident on the detector APD1: the reverse bias across the detector APD1 is the difference between the voltages at nodes N1 and P1, which will therefore vary with this incident intensity. Moreover, the speed of response of the circuit 10 falls at low incident intensities because it has been discovered that charge and discharge rates of capacitance associated with gate G11 are not equal, which affects the rate of change of the voltage at the first circuit node N1: this voltage depends on photocurrent charging or discharging of the capacitances of the detector APD1, gate G11 and associated node parasitic capacitances, and low photocurrent means slow voltage change; the voltage at node N1 is actively pulled down when the detector APD1 is illuminated, and the magnitude of this effect is a function of illumination intensity. It is also subject to weak and constant pull-up through the load MOSFET MD1.

Since the detector APD1 gain is controlled by its reverse bias voltage, it is possible to introduce additional gain as and when needed in response to low incident radiation intensity; an avalanche gain of 30 is chosen for an APD safely biased below its electrical breakdown field. At higher illumination levels a low bias is used and the detector APD1 is operated below avalanche in a conventional pn diode mode. Adjustable detector gain offers an important advantage of instantaneous dynamic range of at least five decades being available with an output signal proportional to the logarithm of incident radiation intensity because of the diode connected load MD1: this range is independent of incident radiation intensity and detector gain setting.

Electronically controllable APD gain enables the available APD response range to be moved up and down to cover a greater total range of incident radiation intensities. The gain is different during daytime and night-time, with greater gain and therefore sensitivity at night, but with high simultaneous dynamic range at all times. By increasing the reverse bias voltage across the APD1 in response to reduction in incident radiation intensity, the pixel circuit may be made automatically reconfigurable to



change detector gain as appropriate to changing conditions in a scene being monitored, e.g. at nightfall. For this purpose, incident radiation intensity may be averaged over a scene or over a scene region: averaging over a scene is simplest, but averaging over a scene region is also possible if for example it is convenient for different groups of APDs in a detector array to have different gains to image different scene region radiation intensities. The latter would require signal processing to remove discontinuity effects arising from boundaries between APD groups of differing gain, but would give enhanced simultaneous dynamic range.

Referring now also to Figure 2, a CMOS structure 12 in which the detector APD1 is formed is shown in section, parts described earlier being like-referenced. The structure 12 is intended to represent a part of a pixel circuit, this circuit being a member of an array of pixel circuits incorporated in a single integrated circuit (not shown) on a common substrate part of which is shown at 14. The substrate 14 is p-type Si: it has formed upon it a p-type well 16 and an n-type well 18, the former surrounding the latter; these wells are produced by diffusion of dopants into the substrate 14. The n-type well 18 has p+ and n+ implanted/diffused regions 20 and 22, "+" indicating high doping.

The detector APD1 appears in the n-type well 18 between the p+ region 20 and the remaining n-type regions of that well, the latter being connected to node N1 via the n+ region 22 and thence to the readout circuitry, i.e. MOSFETs MD1, MF1 and MR1 (not shown) integrated on the substrate 14 nearby. In an array of photodiode detector APDs implemented as in Figure 2, each APD would occupy a separate floating n-well integrated in a p-type substrate.

The detector capacitance is largely that attributable to the n-type well 18 within which the detector APD1 is formed, and it affects the response speed of the circuit 10. There are also parasitic p-n photodiodes PPD21 and PPD22 between the n-type well 18 and the surrounding p-type well 16 and p-type substrate 14: they are not APDs, but, if not shielded from radiation incident on the structure 12, they respond to it by producing

electron-hole pairs. The p-type well 16 is annular, and so also is photodiode PPD21, which in sectional view apparently appears at two positions. The photodiodes PPD21 and PPD22 are effectively in parallel with the APD1 and series with the n+ region 22 connected to readout circuitry: they therefore increase the photon-produced charge carrier concentration obtained by the circuit 10, thereby increasing the circuit's fill factor (that fraction of the circuit area exposed to incident radiation which produces photocurrent), low-light sensitivity and signal to noise ratio.

It was convenient to use a p-type substrate 12, but in fact an APD1 can be produced which is equivalent to the structure 12 with all conductivity types inverted, ie n-type replaced by p-type and vice versa. The APD1 then has an electron-initiated avalanche which has lower noise characteristics.

Referring now to Figure 3, there is shown a further pixel circuit 30 of the invention which is a p-channel equivalent of the n-channel circuit 10. It incorporates an APD detector APD3 connected a diode-connected MOSFET MD3 at a first circuit node P3: the detector APD3 is connected between this node and a second circuit node N3 maintained at a constant positive bias voltage  $+V_{av}$  of 22.5 volts. The first circuit node P3 is also connected to a control gate G31 of a MOSFET source follower MF3, which has a source S31 connected via a MOSFET readout switch MR3 to a pixel output line PO3. The MOSFETs MD3, MF3 and MR3 are p-channel devices as indicated by dots on for example control gate 31. The circuit 30 operates similarly to that described earlier. Forward (negative) biasing of a control gate G32 of the switch MR3 activates transference of the signal at node P3 via the source follower MF3 to the pixel output line PO3. As before, the voltage at node P3 is dependent on radiation intensity incident on the detector APD3.

Referring now also to Figure 4, a CMOS structure 32 in which the detector APD3 is formed is shown in section, parts described earlier being like-referenced. It includes a p-type substrate 34 upon which is a p-type well 36 surrounding an n-type well 38. The n-

type well 38 has p+ and n+ implant regions 40 and 42. Unlike the structure 12, it is the n-type well 38 which is tied to high voltage  $V_{av}$ , allowing all APDs in an array on an integrated circuit to be placed in a common n-type well, saving space.

Parasitic p-n photodiodes PPD41 and PPD42 exist between the n-type well 38 and the surrounding p-type well 36 and substrate 34, and in operation these have a higher bias across them than the detector APD3. They might break down before the latter (since their structure cannot be well controlled); moreover, their current cannot be collected to add to the detector APD3 photocurrent, since they are effectively connected between and act as shunts across power supply connections - i.e. the substrate 34 at earth and node N3 at 22.5 volts. Simulations suggest that the n-type well to substrate junction 38/34 has the largest photocurrent, which is a disadvantage because as has been said it is not collected in this case. The circuit 30 is therefore likely to be used only when there is a particular reason for choosing a p-channel implementation.

Figure 5 shows a further APD pixel circuit 50 of the invention which uses feedback to counteract variation of APD gain with incident radiation intensity. It incorporates an APD detector APD5 connected at a first circuit node N5 to a MOSFET load ML5 and to a control gate G52 of an n-channel first amplifier MOSFET MA51. The detector APD5 is formed in the same way as the detector APD1 shown in Figure 2, i.e. within an n-type well (not shown). It is connected between the first circuit node N5 and a second circuit node P5 maintained at a constant negative bias voltage of  $-V_{av}$  of 22.5 volts. The first amplifier MOSFET MA51 is connected drain to drain at 52 to a p-channel second amplifier MOSFET MA52, this combination providing a high gain amplifier stage. The second amplifier MOSFET MA52 has a control gate G53 connected to a source of activating voltage (not shown). The common drain connection 52 is itself connected to the load MOSFET's control gate G51 and to a pixel output line PO5 via a MOSFET readout switch MR5 activated by means of a control gate G54.

The circuit 50 requires a high negative voltage (e.g. -22.5 volts) per pixel at P5, which

can be in common across several pixels of an array. In this circuit (unlike circuits 10 and 30), the voltage at node N5 is stabilised by action of the load MOSFET ML5 as a result of feedback to its gate G51 from the output signal of the amplifier MOSFET pair MA51 and MA52 at the common drain connection 52: this pair provides high gain to drive the load MOSFET ML5 to keep the voltage at node N5 virtually constant. This greatly reduce the dependence of the APD output bandwidth (speed of response) upon the incident radiation intensity: this is because the node voltage and therefore that across the APD5 are substantially fixed, which avoids the need for photocurrent to charge or discharge a large capacitance significantly, ie that of the detector APD5 and associated gate and node parasitics. At low light levels photocurrent is small, and, in circuits such as 10 without feedback, photocurrent would require a relatively long time to charge or discharge this capacitance compared to the equivalent for high light levels.

The current flowing through the MOSFET amplifier pair MA51 and MA52 is controlled by a voltage from an activation source. Shortly before and during the time the pixel is to be read out, the activation source biases the gate G53 of the p-channel amplifier MOSFET MA52 to a low voltage turning this MOSFET on. The pixel circuit 50 is then read out by applying a readout voltage to the gate G54 which turns on the MOSFET switch MR5 connecting node 52 to the output line PO5. At times other than readout, the activation source holds gate G53 high to switch off the amplifier pair MA51 and MA52 and reduce power dissipation: this is an important consideration in a large array of such pixel circuits.

As in the circuit 10, the APD5 is formed in an n-type well with a surrounding p-type well upon a p-type substrate: output from the APD5 is from the n-type well, allowing (non-avalanche) photon-generated current from a parasitic well-substrate photodiode (not shown - equivalent to PPD2) to be collected and added to that from the detector APD5 increasing low-light sensitivity and signal to noise ratio.

The circuit 50 also provides a logarithmic response because the APD5 produces current

small enough to be a sub-threshold current when sourced through the MOSFET load ML5. There is no other route for this current, and it passes in full through the MOSFET load ML5 which is therefore operating in a weak inversion mode (ie sub-threshold). The amplifier pair MA51 and MA52 together with the MOSFET load ML5 form a feedback loop driving the voltage at the load transistor gate C51 to that necessary to source the APD current: moreover, MOSFET load ML5 is operating in weak inversion, and so the voltage at gate C51 is logarithmically related to the drain current of the MOSFET load ML5. Hence the voltage at node 52 logarithmically encodes the current through the APD5.

There is appreciable capacitance between the substrate and the n-type well associated with the APD5, and also other capacitance associated with node N5: this capacitance does not greatly affect the speed of response of the circuit 50 (unlike in the circuits 10 and 30) because the feedback loop to the load transistor gate G51 ensures that the voltage of the n-type well does not alter significantly. In consequence, the charge on these capacitances remains substantially constant, allowing the circuit 50 to respond to dark and bright transitions at similar rates regardless of incident radiation intensity. Simulation indicates that the circuit 50 has a response which is approximately 70% faster for transitions at low light levels, compared to the like for the circuit 10, and the former has virtually constant bandwidth over about six decades of illuminating intensity.

Figure 6 shows a circuit 60 which is a p-channel equivalent of the circuit 50: i.e. all transistors in the circuit 60 are p-channel (indicated by dots on gates) except for one MOSFET MA61 of an amplifier pair: avalanche, readout and supply voltages are consequently inverted. It has the circuit 50 advantage of constant bandwidth, together with the circuit 30 disadvantage of insensitivity to parasitic photodiode current. In other respects it is equivalent to and operates as the circuit 50 and will not be described further.

Figure 7 shows a further APD pixel circuit 70 of the invention: it is similar to the circuit 50 except that it employs push-pull amplification and different power saving arrangements. It incorporates an APD detector APD7 connected at a first node N7 to a n-channel MOSFET load ML7 and to control gates G72 and G73 of an n-channel first amplifier MOSFET MA71 and a p-channel second amplifier MOSFET MA72 respectively. The first and second amplifier MOSFETs MA71 and MA72 are connected together drain to drain at a node 72. They collectively form a push-pull amplifier providing a much higher gain stage than the equivalent in the circuit 50.

The detector APD7 is formed in the same way as the detector APD1, ie within an n-type well (not shown). It is connected between the first circuit node N7 and a second circuit node P7 maintained at a negative bias voltage ( $-V_{av}$ ) of 22.5 volts. The common drain connection 72 is itself connected to the load MOSFET's control gate G71 and to a pixel output line PO7 via a MOSFET readout switch MR7 activated by means of a control gate G74.

The push-pull amplifier MOSFETs MA71 and MA72 provide much greater gain than that of the circuit 50, ie a factor of five improvement: this gives a greater and therefore also faster response to a given change in input level. The push-pull configuration has a penalty of drawing more current than the equivalent in the circuit 50, and therefore the power consumption is higher.

Figure 8 shows a further APD pixel circuit 80 of the invention obtained by adding addressing circuitry to the circuit 70, and like features (if described) are like referenced except that numeral 7 replaces numeral 8. The addressing circuitry consists of an activate line 83 connected to a p-channel MOSFET amplifier source SA82 and a select line 85 connected to a readout switch gate G84. The line 83 is normally at earth potential except immediately before and during circuit readout: immediately before readout, it is switched to five volts providing a supply voltage to amplifier MOSFET pair MA81 and MA82. After a short time has elapsed enabling current in this pair to

settle to a steady value, the select line 85 is switched to five volts activating the switch MR8 and connecting a circuit response signal at node 82 to output line P08. The activate and select lines 83 and 85 are switched back to earth potential immediately after readout. This partially counteracts high power consumption, because the amplifier pair  
 5 MA81 and MA82 draw current for a relatively small proportion of the time the circuit 80 is on.

Figure 9 shows a circuit 90 which provides a non-integrating, logarithmic response: it is equivalent to the circuit 50 with the addition of a cascode transistor MC9 between a pair of amplifier MOSFETs MA91 and MA92. The transistor MC9 has a gate which in  
 10 operation is biased at a voltage  $V_{cascode}$  appropriate for cascoding. It reduces a large apparent capacitance associated with node N9 and arising from Miller Effect in amplifier MOSFET MA91; it increases the speed of the circuit 90 to approaching that of the circuit 70 without the penalty of excessive power consumption. However, an increased silicon area is required for the circuit 90 compared to the latter. In other  
 15 respects the circuit 90 is equivalent to that described earlier and will not be described further.

In Figure 10, a circuit 100 is shown which provides an integrating, linear response, active pixel: it is equivalent to the circuit 10 with the replacement of the diode-connected load MD1 by a transistor MF10 in series with an APD detector APD10 and  
 20 lacking a connection between its gate G101 and drain D101: this gives a circuit response proportional to incident radiation intensity (ignoring offsets). Parts in the circuit 100 equivalent to those of the circuit 10 are like referenced with 10 replacing 1 or the latter's first occurrence.

The circuit 100 operates in an integrating mode as follows: firstly, as indicated by  
 25 "reset" in the drawing, the gate G101 of the load MFL10 is taken to high voltage (i.e. the supply voltage  $V_{dd}$ ); in consequence, the load MFL10 becomes low resistance taking an internal node N10 connected to the detector APD10 to high voltage. A readout

transistor MR10 is then switched on by forward biasing its gate G101, and the pixel circuit's "reset level" - ie the signal at node N10 at this time - is read out by passing it to an output line PO10. Next, the gate G101 is taken to low voltage for a prearranged integration period and the load MFL10 becomes high resistance isolating the detector  
5 APD10 from the supply Vdd.

The node N10 is initially at a voltage set by (but not necessarily equal to) the reset voltage level: it is discharged by photocurrent resulting from incident radiation which makes the detector APD10 conducting. The degree to which this discharging occurs depends on the photocurrent magnitude. At the end of the integration period, the  
10 residual voltage remaining at node N10 is read out. This residual voltage is subtracted from the reset level to counteract variation in threshold voltages between different circuits 10 in an array of such. This operation is a form of correlated double sampling, and also reduces  $1/f$  readout noise to some degree.

The circuit 100 suffers from the disadvantage of slow operation at low light levels when  
15 there is little photocurrent available to discharge node N10 and integration time is therefore undesirably long to obtain a measurable signal. Moreover, its linear response results in a simultaneous dynamic range significantly lower than that available from a logarithmic equivalent.

Production of circuits and detectors will now be discussed. A particular advantage of  
20 CMOS pixel circuits over cameras with CCD detectors is that the former can be built on standard CMOS foundry lines. Modern signal processing circuits are implemented by CMOS and are not readily achievable in a CCD process. A CCD detector consequently gives problems for production of processing and read-out circuitry.

Pixel circuits have an effective fill factor which is the ratio of photosensitive surface  
25 area to total illuminated area, and this may be increased to enhance sensitivity to incident radiation. Prior art circuits are normally covered with metal over most of their



upper surfaces to shield them from illumination, leaving only their detectors exposed: this prevents photons reaching other diodes in such a circuit and generating parasitic photocurrent, but it reduces the effective fill factor.

5 The effective fill factor can be increased by removing the metal shield and allowing the entire pixel to be illuminated. This causes an increase in leakage current, but it is possible to achieve a gain in useful photocurrent which increases sensitivity sufficiently to outweigh leakage.

Figure 11 shows a prior art (non-avalanche) photodiode detector structure 120 comprising an epitaxially produced p- (lightly doped p-type) substrate 122 in which an  
10 annular p-type well 124 and a central n-type well 126 are produced by diffusion doping. The structure 120 has two n+ (heavily doped n-type) regions 128 and 132: of the latter, region 128 is part of external CMOS readout circuitry (not shown) as described earlier, and region 132 provides a contact to the n-well 126. Incident radiation is indicated by  
15 arrows such as 134. Most photons of this radiation are absorbed and most charge carriers are generated in the substrate 122 below the CMOS regions 124 to 132. A photodiode structure exists between the substrate 122 and the n+ regions 128 and 132, and it provides a large effective collection area for collection of photo-generated electrons: it has an internal electric field due to a depletion region and applied reverse  
20 bias voltage. There is an electrostatic barrier between the p- substrate 122 and the p-type well 124 due to the difference between their doping levels: when photocarriers (electron-hole pairs) are created by absorption of radiation in the substrate 122, this barrier stops electrons being collected until they diffuse to the vicinity of the n-well 126, which forms a pn junction with the substrate 122; the electric field at this junction drives electrons to the output contact region 132.

25 If its conventional metal or polymer light shield were removed from the structure 120, its upper surface 136 would be almost entirely exposed to incident radiation and would be photosensitive except where shielded by metal circuitry. This arrangement would

result in increased photo-generated leakage current in p-n junctions that form part of CMOS readout circuitry connected to the structure 120, i.e. the junctions such as that between n+ region 128 and p well 124; leakage would however be compensated for by useful photocurrent generated in the substrate 122 and captured in the photodiode between wells 124 and 126.

Referring now to Figure 12, there is shown an APD detector structure 140 for a circuit of the invention employing high fill factor as described in relation to Figure 11. It comprises an epitaxially produced p- silicon substrate 142 in which are implanted an annular p-type well 144 and an n+ region 146, the latter being part of external readout circuitry (not shown) as described earlier. As indicated by zig-zag lines 148, the substrate 142 is much thicker than shown. The well 144 extends across the full width of the substrate 142 except for a region 142a of the latter beneath an APD 150. Upon the substrate region 142a successive epitaxial silicon layers epitaxially are grown, i.e. an n-type layer 152 supporting an undoped high resistance layer 154 in turn supporting an n+ layer 156 for connection to external circuitry. A pn diode junction 157 exists between the layer 152 and substrate region 142a which in operation is reverse biased and operates in avalanche mode as an APD. Under bias, the n-type layer 152 and the high resistance layer 154 are substantially fully depleted of charge carriers in the absence of illumination. The avalanche process of amplification or multiplication of charge carriers occurs in the high resistance layer 154.

Incident radiation is indicated by arrows such as 158. Most photons of this radiation are absorbed in the substrate 142 below the well 144 and APD 157, which gives a large effective light collection area or high fill factor. Reverse bias for the APD 157 means the n+ layer 156 is biased positive with respect to the p-type substrate region 142a, the latter having a substrate contact (not shown) for this purpose. Electron-hole pairs created by absorption of radiation in the substrate 142 and APD 157 are driven by this field to the n+ layer 156 (electrons) and region 146 (holes) respectively providing a photocurrent. The structure 140 is not shielded: its upper surface 146 is designed to be

fully exposed to incident light ignoring circuitry giving a high fill factor and a high probability of detection of radiation. Moreover, the APD 157 provides the advantage of avalanche gain which amplifies the photocurrent and increases output from the pixel circuit (not shown) in which it appears. It has an operating wavelength interval of 400 nm to 1000 nm, ie that of a silicon CMOS device.

An APD detector structure 160 is shown in Figure 13 for a circuit of the invention employing silicon-germanium (SiGe) alloy material: use of this material increases operating wavelength interval and decreases APD bias voltage necessary to achieve appreciable avalanche gain. It is also believed to improve device uniformity compared to standard CMOS. The structure 160 comprises an epitaxial p- silicon substrate 162 with implantation of an annular p-type well 164, a central n-type well 166 and an n+ region 168 for connection to external circuitry (not shown). Zig-zag lines 162\* indicate substrate thickness greater than shown. An n+ layer 170 is implanted into the central n-type well 166 and extends a little way into the surrounding p-type well 164. The structure 160 includes an APD in a PIN diode configuration indicated generally by 172 and comprising five successive layers of Si or SiGe alloy epitaxially grown on the n+ layer 172: i.e. in upward succession the APD 174 comprises a p-type Si layer 176, an undoped high resistance Si layer 176, an SiGe alloy layer 178, a an undoped high resistance Si layer 180, and an n+ Si layer 182 for connection to external circuitry. The SiGe layer 178 provides the main photon absorption region of the APD 172: it is strained due to lattice mismatch with the adjoining Si layers 176 and 180 and its thickness is as small as possible consistent with adequate absorption of photons. It may be replaced by an SiGe quantum well (QW) structure, i.e.  $\text{Si}_{1-x}\text{Ge}_x$  where the value of the compositional parameter x alternates between two values between successive layers 10 nm thick in a QW structure containing e.g. 100 such layers.

The n+ layer 182 has an upper surface 184, and elsewhere the structure 160 has an upper surface 186. The structure 160 has not been validated and may require an additional bias connection to ensure that layers 170 and 174 to 182 are appropriately biased, because

these form a PIN (p-type/intrinsic/n-type) diode back-to-back with a pn diode. Biasing of pn junctions is well known and presents no difficulty to those of ordinary skill in the art of semiconductor devices.

Incident radiation is indicated by arrows such as 188. As in structures such as 140 described earlier, in operation virtually the whole upper surface 184 and 186 is illuminated and most incident photons are absorbed in the substrate 162 giving high fill factor. To reverse bias the APD 172, the n<sup>+</sup> layer 182 (and hence also the p-type layer 174) is biased positive with respect to the substrate layer 162. Photo-ionised electron-hole pairs created in the substrate 162 and APD 172 are driven by the APD's internal electric field to respective n<sup>+</sup> layers 182 and 168 providing a photocurrent. As before, the structure 160 is unshielded for high fill factor, the pn<sup>+</sup> diode between regions 164 and 166 contribute to photocurrent, and the APD 172 provides avalanche gain to amplify photocurrent and increase output. However, unlike earlier devices the APD 172 has an extended long wavelength response compared to that of a silicon CMOS device: this is because the SiGe alloy layer 178 provides a photon absorption region with a smaller band gap than Si, and it also has the effect of reducing avalanche voltage of the APD 172 compared to a CMOS equivalent.

In an alternative aspect, the invention provides a pixel circuit including a conventional (i.e. non-APD) p-n diode on a CMOS-on-SiGe/Si substrate. Referring to Figure 14, in which parts equivalent to those described earlier are like-referenced with a prefix 200 replacing 100, a photodiode detector structure 200 is shown which is equivalent to the structure 120 described earlier with introduction of epitaxially grown p- Si and SiGe substrate layers 202 and 204: these layers are introduced between a wafer substrate 222 and p-type and n-type wells 224 and 226. The SiGe layer 204 might instead be a quantum well structure as described earlier. A low thermal budget CMOS process is used to fabricate CMOS readout circuitry (not shown) without causing major detriment to the epitaxial layers 202 and 204, which extend the structure's wavelength response. In other respects the parts and mode of operation of the structure 200 are as set out

earlier and will not be described further.

The invention also provides a pixel circuit including an APD structure on a CMOS-on-SiGe/Si substrate. Referring to Figure 15, a photodiode detector structure 260 is shown including an epitaxially grown APD 272 incorporating SiGe alloy. It is equivalent to the structure 160 with epitaxially grown SiGe and p-Si substrate layers 261 and 263 introduced between p-type and n-type wells 264 and 266 and a wafer substrate 262. Here again, parts equivalent to those described earlier are similarly referenced with prefix augmented by 100. As before, the epitaxial SiGe substrate layer 261 provides an extended wavelength response, in addition to that of the APD 272. Other aspects of the structure 260 are as described earlier. Alternatively, a silicon APD equivalent to the APD 150 could be used to replace the APD 272. As a further alternative, an SiGe APD layer 278 may have a different proportion of Ge to that of the substrate layer 261. In particular, the SiGe APD layer 278 could be produced with a higher Ge proportion, if processing steps following its production are at a lower temperature. A higher Ge proportion in the APD 272 gives a response at longer wavelength than is possible in the substrate layer 261. The SiGe APD layer 278 might instead be a quantum well structure as described earlier.

The structure 260 may require a bias connection to ensure that layers 270 and 274 to 282 are appropriately biased: these form pin and pn diodes back-to-back. Biasing of such junctions is well known and presents no difficulty to those of ordinary skill in the art of semiconductor devices.

The structure 260 and its alternatives are detectors in which the functions of absorption/detection and multiplication are largely separate: most photons are absorbed and electron-hole pairs created in the relatively thick, low-field substrate regions such as 261 and 263, whereas avalanche multiplication of these carriers occurs when they are injected into the APD 272 when it is under sufficiently high electric field. Photon absorption is enhanced in the region 261 if it is a quantum well structure.

Compared to silicon, SiGe quantum wells have increased absorption coefficient in the near infra red spectral region below 1500 nm. They give extended detector response beyond the silicon cut-off at about 1050 nm. They have a cut-off in the range 1300 nm to 1400 nm, depending on SiGe alloy composition and their efficiency of light confinement. A thin SiGe multiplication region - i.e. layer 278 in Figure 15 - has a lower bandgap than a silicon equivalent, and will avalanche at a lower reverse bias voltage. This provides the possibility of arranging for multiplication to occur in the APD 272 at a bias voltage insufficient to produce substantial leakage or cause breakdown in other junctions of associated pixel circuitry.

The invention also provides a pixel circuit including an APD structure formed by a combination of an epitaxial layer and a CMOS substrate. Referring to Figure 16, a photodiode detector structure 300 is shown with a p- substrate layer 302 implanted to have a central circular n-well 304 surrounded by an annular p-well 306. The n-well 304 has implanted in it an n+ contact 308 and an annular p+ guard ring 310 appearing as two regions when seen in section in the drawing: across the full extent of that part of the n-well 304 which lies within the guard region 310, the n-well is implanted with a low dose of phosphorous or arsenic to provide a shallow n+ implant layer 312.

To fabricate the structure 300 up to and including implant layer 312, only standard CMOS processing is involved with consequent cost advantages. Thereafter epitaxy is employed to produce an heavily boron-doped epitaxial p+ polycrystalline Si ("epi-poly Si") layer 314 over the implant layer 312 and over inner regions of the p+ guard ring 310. To simplify illustration and description, various layers that are present in practice (e.g. insulators) have been omitted from the drawing: i.e. there is no illustration of support structure for regions of the epi-poly Si layer 314 other than its central horizontal region. In practice the epi-poly Si layer 314 is produced by epitaxy into a hole in a layer structure overlying the n-well 304. It has a metal contact 316 for connection to an APD reverse bias voltage  $V_{av}$ , and another metal contact 318 is connected to the n+ contact

308 for signal output to pixel processing circuitry (not shown) as described in earlier embodiments.

5 The n<sup>+</sup> implant layer 312 and the p<sup>+</sup> epi-poly Si layer 314 are the electrically active regions of an avalanche photodiode of circular shape (seen side on in the drawing) defined within the guard ring 310, which itself forms an annular diode with the n-well 304. The implant and epi-poly Si layers 312 and 314 are both heavily doped and therefore low resistance: in consequence, a reverse bias (negative) voltage applied to the contact 316 appears largely at their interface which is an n<sup>+</sup>p<sup>+</sup> junction, and therefore produces a larger electric field across this junction than that associated with the annular diode of the p+n guard ring - n-well combination in view of the lower n-well doping and consequent higher resistivity. The implant/epi-poly diode therefore avalanches at a lower reverse voltage than the annular diode, and so avalanching is confined to the former. Moreover, since the layer 314 is produced epitaxially, it is more controllable in structure than a conventional diffused or implanted CMOS layer, giving an APD with avalanche characteristics which are more uniform over its cross-section and APDs which are more uniform in different pixel circuits of an array. CMOS gives rise to APDs with a variety of gains and avalanche characteristics, so it is not possible to produce a pixel circuit array with acceptable matching between APDs in different circuits.

20 The epitaxial layer 314 also provides for current multiplication or gain by avalanching to be obtainable without APD operation being undesirably near or going into breakdown, which is a problem in standard CMOS APDs produced wholly by implantation and/or diffusion. Finally, since by virtue of the guard ring 310 the implant/epi-poly diode is circular and the electric field across it has enhanced uniformity compared to CMOS: i.e. it is less subject to undesirable localised enhancement of electric field due to geometrical effects at corners or sharp edges which would give premature avalanching in small regions of the APD cross-section.

25

Uniformity is also improved because an avalanche photodiode substantially without corners produced within a generally circular, elliptical or oval guard ring will have better repeatability in manufacture than one with corners which are difficult to replicate over APDs is an array of pixels: it avoids corners and associated high field regions prone to premature breakdown and provides for avalanching to be better distributed over the avalanche photodiode cross-section extending across the guard ring.

In another aspect, the invention provides a CMOS/epitaxy APD pixel circuit with an APD incorporating SiGe to extend long wavelength radiation response and reduce avalanche voltage requirements. Referring to Figure 17, in which parts equivalent to those described in Figure 16 are similarly referenced but augmented by 100, a photodiode detector structure 400 is shown having a p- substrate layer 402 implanted with a central circular n-well 404 surrounded by an annular p-well 406. The n-well 404 has an implanted n+ contact 408: the structure 400 is similar to the structure 300 except that there are no equivalents of the guard ring 310 and n+ implant 312, and the n-well 404 has grown epitaxially upon it a thin undoped SiGe layer 419, on which in turn a p+ polycrystalline Si layer 414 is grown also epitaxially. Metal contacts 416 and 418 to the p+ epi-poly layer 414 and n+ implant 408 provide connections to avalanche voltage  $V_{av}$  and external pixel circuitry respectively (not shown).

In combination, the n-well 404, the undoped SiGe layer 419 and the p+ epi-poly layer 414 are the electrically active regions of a PIN avalanche photodiode. Strictly speaking, the I layer will not be truly intrinsic (having both carrier types - electrons and holes - in like concentrations) but extrinsic (one carrier type) and of low doping. In Si "intrinsic" is a common misnomer indicating low doping. The band-gap of the SiGe "I" layer 419 of the diode is lower than that of the other two layers 404 and 414 which are Si, so avalanche multiplication occurs in this layer before it can begin in an Si substrate diode between the n-well 404 and substrate 402. Because the SiGe layer 419 is produced epitaxially, its geometry and composition are better defined than a CMOS equivalent giving improved APD performance characteristics in addition to enhanced long



wavelength response. The SiGe layer 419 may be replaced by quantum well structure of layers of the  $\text{Si}_{1-x}\text{Ge}_x$  material system where the value of the compositional parameter  $x$  changes between successive layers, as indicated in earlier embodiments.

## CLAIMS

1. A photodetector circuit including a photodiode detector and an associated readout circuit, characterised in that it incorporates a CMOS component and at least one epitaxial layer which is an active region of the photodiode detector.
2. A photodetector circuit according to Claim 1 characterised in that the photodiode detector comprises a first region of one conductivity type incorporated in the CMOS component, the at least one epitaxial layer is a layer of the opposite conductivity type upon the first region, and the photodiode detector is delimited by a guard ring for electric field uniformity.
3. A photodetector circuit according to Claim 2 characterised in that the layer of opposite conductivity type is a layer of polycrystalline silicon.
4. A photodetector circuit according to Claim 1 characterised in that the photodiode detector comprises a first region of one conductivity type incorporated in the CMOS component, the at least one epitaxial layer comprises two epitaxial layers one of which is substantially undoped and the other of which is of opposite conductivity type to that of the first region, the first region and two epitaxial layers being configured as a PIN diode.
5. A photodetector circuit according to Claim 4 characterised in that the undoped epitaxial layer is of SiGe alloy or is a quantum well structure of the  $\text{Si}_{1-x}\text{Ge}_x$  material system where the value of the compositional parameter  $x$  changes between successive layers.
6. A photodetector circuit including a photodiode detector and an associated readout circuit, characterised in that it incorporates at least one silicon-germanium alloy region arranged for photon absorption to which the circuit is responsive.

7. A photodetector circuit according to Claim 6 characterised in that the at least one silicon-germanium alloy region is in at least one of the photodiode detector and a substrate supporting the circuit.
8. A photodetector circuit according to Claim 6 or 7 characterised in that it is arranged to provide a logarithmic response to incident radiation.
9. A photodetector circuit according to Claim 6, 7 or 8 characterised in that it incorporates parasitic photodiodes arranged to contribute to circuit output in response to incident radiation.
10. A photodetector circuit according to any one of Claims 6 to 9 characterised in that the photodiode detector is an avalanche photodiode.
11. A photodetector circuit according to any one of Claims 6 to 10 characterised in that it includes an amplifier arranged to provide feedback to stabilise photodiode detector bias voltage.
12. A photodetector circuit according to Claim 11 characterised in that the amplifier is arranged to amplify an output signal from the photodiode detector and to provide feedback to bias a load transistor in series with the photodiode detector.
13. A photodetector circuit according to Claim 12 characterised in that it includes a cascode transistor arranged to reduce Miller Effect capacitance in the amplifier.
14. A photodetector circuit according to Claim 11, 12 or 13 characterised in that the amplifier is a push-pull amplifier.
15. A photodetector circuit including an avalanche photodiode detector and an associated readout circuit, characterised in that it includes an amplifier arranged to provide feedback to a transistor load in series with the detector to stabilise photodiode detector bias voltage.

16. A photodetector circuit according to Claim 15 characterised in that it incorporates parasitic photodiodes connected in parallel with the avalanche photodiode detector and arranged to contribute to circuit output in response to incident radiation.
17. A photodetector circuit according to Claim 15 or 16 characterised in that it includes a cascode transistor arranged to reduce Miller Effect capacitance in the amplifier.
18. A photodetector circuit according to Claim 15, 16 or 17 characterised in that the amplifier is a push-pull amplifier.
19. A method of making a photodetector circuit incorporating a photodiode detector and an associated readout circuit, the method including the step of producing a CMOS circuit component, characterised in that the method also includes the step of producing upon the CMOS circuit component at least one epitaxial layer providing an active region of the photodiode detector.
20. A method according to Claim 19 characterised in that it includes the steps of producing a guard ring on the CMOS circuit component and forming a first region of one conductivity type within the guard ring, and wherein the step of producing the at least one epitaxial layer comprises producing upon the first region a layer of opposite conductivity type thereto, the photodiode detector being delimited by the guard ring in order substantially to avoid corners and related features associated with undesirable localised enhancement of electric field.
21. A photodetector circuit according to Claim 20 characterised in that the layer of opposite conductivity type is a layer of polycrystalline silicon.
22. A photodetector circuit according to Claim 21 characterised in that the method includes the step of producing a first region of one conductivity type

incorporated in the CMOS component, and wherein the step of producing the at least one epitaxial layer comprises producing two epitaxial layers one of which is substantially undoped and the other of which is of opposite conductivity type to that of the first region, and configuring them with the first region as a PIN avalanche photodiode.

23. A photodetector circuit according to Claim 22 characterised in that the undoped epitaxial layer is of SiGe alloy or is a quantum well structure of the  $\text{Si}_{1-x}\text{Ge}_x$  material system where the value of the compositional parameter  $x$  changes between successive layers.

## ABSTRACT

A photodetector circuit incorporates an avalanche photodiode (APD) 300 produced by epitaxy on a CMOS substrate 302 with implanted n-well 304 and p-well 306. The n-well 304 has an implanted p<sup>+</sup> guard ring 310 delimiting the APD 300. Within the guard ring 310 is an implanted n<sup>+</sup> APD layer 312 upon which is deposited an epitaxial p<sup>+</sup> APD layer 314, these layers forming the APD 300. The APD may be incorporated in an amplifier circuit 50 providing feedback to maintain constant bias voltage, and may include an SiGe absorption region to provide extended long wavelength response or lower avalanche voltage. Non-avalanche photodiodes may also be used.

FIGURE 1





FIGURE 2



**THIS PAGE BLANK (USPTO)**



FIGURE 3





FIGURE 4

**THIS PAGE BLANK (USPTO)**

FIGURE 5.







FIGURE 6



THIS PAGE BLANK (USPTO)



**THIS PAGE BLANK (USPTO)**

FIGURE 9





FIGURE 10



THIS PAGE BLANK (USPTO)



FIGURE 11

Prior Art





FIGURE 12



**THIS PAGE BLANK (USPTO)**




FIGURE 13

**THIS PAGE BLANK (USPTO)**

FIGURE 14





FIGURE 15



**THIS PAGE BLANK (USPTO)**

FIGURE 16





FIGURE 17

09/923,341

THIS PAGE BLANK (USPTO)